Q1[3 Marks]Boolean Algebra and K-Maps
Using Boolean algebra prove the following logic functions:
Where, is the XOR function.
Subject Archive1 Paper Available
Digital Logic(BEI)
Past examination question papers available in the PDF viewer below. Review past questions and syllabus units to prepare for your semester final exams.
Past Question Papers (PDF)
Switch tabs to view different exam papers1st-sem_Digital Logic(BEI).pdf
IOE Past Examination Paper
Served via fast CDN. Read in full view or download for offline study.
Document information: This past examination paper is identified as an IOE/TU academic document and was cataloged from a public Google Drive archive. This independent website did not create the examination paper and is not affiliated with TU or IOE.
Rights holders can request correction or removal by emailing subeshgaming@gmail.com with this page URL and supporting details.
Most Frequently Asked Questions
Top recurring IOE board exam questions for Digital Logic(BEI) with verified mark schemes, formula notation, and recurrence frequency.
Showing 40 of 40 top repeated questions
8 Chapters · Click any chapter to expand
·
Year-wise & Session-wise Exam Papers
Complete questions from each exam session (Regular & Back exams from 2082 to 2069) for Digital Logic(BEI). Click any session paper to expand.
Showing 267 questions across 19 exam session papers
Institute of Engineering • 2083 Baishakh Board Examination
Q2[3 Marks]Combinational Logic Circuits
Realize a full-adder logic circuit using a single 4:1 multiplexer and necessary logic gates.
Draw a 2-input TTL NOR gate logic circuit and define shortly its logic function with truth table.
Q3[2 Marks]Combinational Logic Circuits
What is a decoder? List the design procedures while designing a combinational logic circuit and apply those procedures in the design of decimal priority encoder.
Q4[6 Marks]Registers and Counters
Construct mod-14 asynchronous counter using T flip-flops with negative edge triggering clock.
Q5[6 Marks]Digital Integrated Circuits
Explain how the second section of the digital clock works, describe with necessary diagrams.
Q6[8 Marks]Introduction
Perform the following conversions as indicated: [3×1]
(a)
(b)
(c)
Q7[5 Marks]Logic Gates
Realize a full-substractor logic circuit using a single 1:4 demultiplexer and necessary logic gates.
Q8[7 Marks]Introduction
Obtain the simplest logic function using K-map for the following logic function and draw its logic circuit.
Q9[7 Marks]Registers and Counters📐 Diagram in Paper
Explain a PISO shift register with negative edge triggering clock using D flip-flops and also draw its timing diagram when parallel input data of 1011 to serial data out.
Q10[7 Marks]Introduction
Design 3-bit Gray code synchronous up counter using JK flip-flop with positive edge clock.
Q11[2 Marks]Combinational Logic Circuits
What is a multiplexing display? How is it applied in the modern LED display system? Explain it with the example of the common-cathode type seven segment LED display system.
Q12[12 Marks]Sequential Machine Designs
Design a sequential machine that consists of a single input, X and the single output, Z. The machine is required to give output high when input contains serial message 1101 sequence. Use SR flip-flops only.